Avatto > UGC NET COMPUTER SCIENCE > PRACTICE QUESTIONS > Computer System Architecture > Central Processing Unit

Computer System Architecture MCQ - Central Processing Unit

36 Horizontal microprogramming

All statements are true.

37 An instruction set of a processor has 125 signals which can be divided into 5 groups of mutually exclusive signals as follows :
Group 1 : 20 signals, Group 2 : 70 signals, Group 3 : 2 signals, Group 4 : 10 signals, Group 5 : 23 signals. How many bits of the control words can be saved by using vertical microprogramming over horizontal microprogramming

38 Consider a CPU where all the instructions require 7 clock cycles to complete execution. There are 140 instructions in the instruction set. It is found that 125 control signals are needed to be generated by the control unit. While designing the horizontal micro-programmed control unit, single address field format is used for branch control logic. What is the minimum size of the control word and control address register?

As per question each instruction takes 7 cycles
= 140 instructions will take = 140 * 7 cycles
= 2m> = 980
= m> = 10
= 10 + 125 bits and 10 bits

39 A CPU has only three instructions I1, I2 and I3, which use the following signals in time steps T1-T5.
I1 : T1 : Ain, Bout, Cin
T2 : PCout, Bin
T3 : Zout, Ain
T4: Pcin, BOut
T5 : End
I2 : T1 : Cin, Bout, Din
T2 : Aout, Ain
T3 : Zout, Ain
T4 : Bin, Cout
T5 : End
I3 : T1 : Din, Aout
T2 : Ain, Bout
T3 : Zout, Ain
T4 : Dout, Ain
T5 : End
Which of the following logic functions will generate the hardwired control for the signal Ain.

T1.I1 + T2.I3 + T4.I3 + T3

40 A hardwired CPU uses 10 control signals S1 to S10 in various time steps T1 to T5 to implement 4 instructions I1 to I4 as shown below. Which of the following pairs of expressions represent the circuit for generating control signals S5 and S10 respectively [(IJ + Ik) Tn indicates that the control signals should be generated in time step Tn if the instruction being executed is IJ or lk]?

s5 = T1 + (I2 + I4).T3 and
s10 = (I2 + I3).T2 + I4.T3 + (I1 + I3).T4 + (I2 + I4).T5

Your Progress

0%

Start Practising!

You've answered 0 of 54 questions in this topic.

Practice Spotlight

Build momentum in Central Processing Unit

Start with a short question set, review every explanation, and revisit difficult questions before moving ahead.

Day 4 / 10

Global Spotlight

Build Your First Streak

Complete one short Central Processing Unit session today, then return tomorrow. Consistency matters more than a long first session.

Day 7 / 10

Question Spotlight

Question:

A processor that has carry, overflow and sign flag bits as part of its program status word (PSW) performs addition of the following two 2’s complement numbers 01001101…

A. 1, 1, 0
B. 1, 0, 0
C. 0, 1, 0
D. 1, 0, 1

Correct answer: B

Explanation:

100110110 (in 2's complement ignore carry bit so ignore 1 at msb) After carry bit is ignored the value at msb is 0 means number is positive so…

Click to view the complete question details

Day 4 / 10 Open this question

Community Insight

Based on 47 saved attempts

Most Attempted TopicRegister Transfer and Micro-operations
Most Challenging TopicDigital Logic Circuits - Combinational Circuits
Average Accuracy96%

Featured Question

(Based on recent community answers)

Q. #25392New

A processor that has carry, overflow and sign flag bits as part of its program…

Try This Question →

This Week's Challenge

Complete 20 questions and set the community benchmark!

0 / 20 Start Challenge →

Why Practice with Avatto?

High Quality MCQsExam-focused questions with accurate answers

Detailed ExplanationsStep-by-step explanations to enhance learning

Latest Exam PatternBased on updated syllabus and pattern

Performance AnalyticsTrack performance and improve weak areas

100% Free PracticePractice unlimited questions for free

Forgot your password?

I agree with the Terms.