Computer System Architecture - Digital Logic Circuits - Combinational Circuits

Avatto > > UGC NET COMPUTER SCIENCE > > PRACTICE QUESTIONS > > Computer System Architecture > > Digital Logic Circuits - Combinational Circuits

1. In which of the following gates, the output is 1, if and only if at least one input is 1?

  • Option : C
  • Explanation : In OR gate we need atleast one bit to be equal to 1 to generate the output as 1 because OR means any of the condition out of two is equal to 1 which means if atleast one input is 1 then it shows output as 1 . Number of 1's in input may be more than one but the output will always be 1 in OR gate. So the answer is 'C'.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


2. The time required for a gate or inverter to change its state is called

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


3. The time required for a pulse to change from 10 to 90 percent of its maximum value is called

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


4. The maximum frequency at which digital data can be applied to gate is called

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


5. What is the minimum number of two-input NAND gates used to perform the function of two input OR gate ?

  • Option : C
  • Explanation : Y=A+B. This is the equation of OR gate. We require 3 NAND gates to create OR gate. We can also write After 1st NAND operation Y = (A AND B)' Y= A' + B' (Demorgan's Law) After 2nd NAND operation Y= ( A' + B')' Y= A . B (Demorgan's Law) After 3rd NAND operation Y= ( A . B )' Y= A' + B ' (Demorgan's Law) So we need 3 NAND gates.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


  • Combinational Circuits Questions can be used to give quizzes by any candidate who is preparing for UGC NET Computer Science
  • This Combinational Circuits Questions section will help you test your analytical skills in a tricky method, thereby giving you an edge over other students
  • Any student who wants to prepare for DOEACC A Level, DOEACC B Level, and DOEACC C level can also use these Objective Type Questions Answer.
  • All candidates who have to appear for the Kendriya Vidyalaya Entrance exam can also refer to this mcq section.
  • You can also get access to the Combinational Circuits MCQ ebook.
  • Combinational Circuits Questions can be used in the preparation of JRF, CSIR, and various other exams.
  • You can also download pdf for these Combinational Circuits multiple-choice questions Answers.
  • This Combinational Circuits Multiple Choice Questions Answers section can also be used for the preparation of various competitive exams like UGC NET, GATE, PSU, IES, and many more.
  • Combinational Circuits Questions can be used to gain a credit score in various undergraduate and postgraduate courses like BSc, MSc and MCA
  • Combinational Circuits Questions for UGC NET Computer Science

    Combinational Circuits MCQ

    Combinational Circuits Multiple choice questions