Avatto > UGC NET COMPUTER SCIENCE > PRACTICE QUESTIONS > Computer System Architecture > Digital Logic Circuits - Combinational Circuits

Computer System Architecture MCQ - Digital Logic Circuits - Combinational Circuits

56 What logic function is performed by the circuit shown below? What logic dunction is performed by the circuit shown below

What logic dunction is performed by the circuit shown below

Here total 7 NAND gates are present and in half adder one AND and one EX-OR gate are required. In turn one EX-OR gate can be built by 5 NAND where as one AND gate can be built by 2 NAND gates so this is diagram of half adder. So the answer is (D).

57 What is the Boolean expression for the following circuit? What is the boolean expresiion for the following circuit

What is the boolean expresiion for the following circuit

Ans is A as input to 1st OR gate is A, and B' so output of 1st OR gate is (A+B') In the same way output for 2nd OR gate is (A'+B) So Final output will be (A+B')'. (A'+B)'

58 In the circuit shown below, which logic function does this circuit generate?

In the circuit shown below, which logic function does this circuit generate

59 Output of the following circuit is

Output of the following circuit is

Truth Table for XOR

Truth table for XOR

60 A small dot or circle printed on top of an IC indicates

Your Progress

0%

Start Practising!

You've answered 0 of 69 questions in this topic.

Practice Spotlight

Build momentum in Digital Logic Circuits - Combinational Circuits

Start with a short question set, review every explanation, and revisit difficult questions before moving ahead.

Day 4 / 10

Global Spotlight

Build Your First Streak

Complete one short Digital Logic Circuits - Combinational Circuits session today, then return tomorrow. Consistency matters more than a long first session.

Day 7 / 10

Question Spotlight

Question:

What is the minimum number of two-input NAND gates used to perform the function of two input OR gate ?

A. one
B. two
C. three
D. four

Correct answer: C

Explanation:

Y=A+B. This is the equation of OR gate. We require 3 NAND gates to create OR gate. We can also write After 1st NAND operation Y = (A…

Click to view the complete question details

Day 4 / 10 Open this question

Community Insight

Based on 47 saved attempts

Most Attempted TopicRegister Transfer and Micro-operations
Most Challenging TopicDigital Logic Circuits - Combinational Circuits
Average Accuracy96%

Featured Question

(Based on recent community answers)

Q. #946833% Incorrect

Which one of the following will give the sum of full adders as output ?

Try This Question →

This Week's Challenge

Complete 20 questions and set the community benchmark!

0 / 20 Start Challenge →

Why Practice with Avatto?

High Quality MCQsExam-focused questions with accurate answers

Detailed ExplanationsStep-by-step explanations to enhance learning

Latest Exam PatternBased on updated syllabus and pattern

Performance AnalyticsTrack performance and improve weak areas

100% Free PracticePractice unlimited questions for free

Forgot your password?

I agree with the Terms.