Computer System Architecture - Central Processing Unit

6. Arrange the following configuration for CPU in decreasing order of operating speeds : Hard wired control, vertical micro-programming, horizontal micro-programming.

  • Option : B
  • Explanation : Hardwired control is the fastest. Since horizontal microprogramming involves lesser number of instructions, it is faster than vertical microprogramming.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


7. The microinstructions stored in the control memory of a processor have a width of 26 bits. Each microinstruction is divided into three fields: a micro-operation field of 13 bits, a next address field (X), and a MUX select field (Y).
How many bits are there in the X and Y fields, and what is the size of the control memory in number of words ?

  • Option : A
  • Explanation : Control memory processor has 26 bit microinstruction divided into three field microoperation field is 13.
    So, next address field (X) = 10
    MAX select field = 3
    Size of control = 210 = 1024
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


Consider the following assembly language program for a hypothetical processor. A, B and C are 8 bit registers. The meanings of various instructions are shown as comments.
MOV B, # 0 ; B ⇽ 0
MOV C, # 8 ; C ⇽ 8
Z : CMP C, # 0 ; Compare C with 0
JZ X ; Jump to X if 0 flag is set
SUB C, # 1 ; C ⇽ C – 1
RRC A, # 1 ; Rotate right A through carry by one bit
JC Y ; Jump to Y if any carry flag is set
JMP Z ; Jump to Z
Y : ADD B, # 1 ; B ⇽ B + 1
JMP Z ; Jump to Z
X

8. If the initial value of register A is A0 , the value of register B after the program execution will be

  • Option : B
  • Explanation : The value of B after execution of the program is number of 1 bits in A0 because Jump is occur only when carry flag is set to 1.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


Consider the following assembly language program for a hypothetical processor. A, B and C are 8 bit registers. The meanings of various instructions are shown as comments.
MOV B, # 0 ; B ⇽ 0
MOV C, # 8 ; C ⇽ 8
Z : CMP C, # 0 ; Compare C with 0
JZ X ; Jump to X if 0 flag is set
SUB C, # 1 ; C ⇽ C – 1
RRC A, # 1 ; Rotate right A through carry by one bit
JC Y ; Jump to Y if any carry flag is set
JMP Z ; Jump to Z
Y : ADD B, # 1 ; B ⇽ B + 1
JMP Z ; Jump to Z
X

9. Which of the following instructions when inserted at location X will ensure that the value of register A after program execution is the same as its initial value?

  • Option : A
  • Explanation : X : RRC A, # 1 then the value of A is same as its actual value.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


10. Consider the following program segment for a hypothetical CPU having three user registers R1, R2 and R3.

Consider the following program segment for a
hypothetical CPU having three user registers R1,
R2 and R3

Let the clock cycles required for various operations be as follows :
Register to/from memory transfer.
3 clock cycles
ADD with both operands in register.
1 clock cycles
Instruction fetch and decode :
2 clock cycles per word
The total number of clock cycles required to execute the program is

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


  • Central Processing Unit Questions can be used to give quizzes by any candidate who is preparing for UGC NET Computer Science
  • This Central Processing Unit Questions section will help you test your analytical skills in a tricky method, thereby giving you an edge over other students
  • Any student who wants to prepare for DOEACC A Level, DOEACC B Level, and DOEACC C level can also use these Objective Type Questions Answer.
  • All candidates who have to appear for the Kendriya Vidyalaya Entrance exam can also refer to this mcq section.
  • You can also get access to the Central Processing Unit MCQ ebook.
  • Central Processing Unit Questions can be used in the preparation of JRF, CSIR, and various other exams.
  • You can also download pdf for these Central Processing Unit multiple-choice questions Answers.
  • This Computer System Architecture Central Processing Unit Multiple Choice Questions Answers section can also be used for the preparation of various competitive exams like UGC NET, GATE, PSU, IES, and many more.
  • Central Processing Unit Questions can be used to gain a credit score in various undergraduate and postgraduate courses like BSc, MSc and MCA
  • Computer System Architecture Central Processing Unit Questions for UGC NET Computer Science

    Central Processing Unit MCQ

    Central Processing Unit Multiple choice questions