Avatto > UGC NET COMPUTER SCIENCE > PRACTICE QUESTIONS > Computer System Architecture > Memory Hierarchy

Computer System Architecture MCQ - Memory Hierarchy

Consider a computer with a 4-ways set-associative mapped cache of the following characteristics : a total of 1 MB of main memory, a word size of 1 byte, a block size of 128 words and a cache size of 8 KB.

46 The number of bits in the TAG, SET and WORD fields, respectively are :

Size of main Memory = 1 MB = 2²⁰ byte
Size of cache Memory = 8 KB
Block Size = 128 words = 2⁷

memory-hierarchy

Consider a computer with a 4-ways set-associative mapped cache of the following characteristics : a total of 1 MB of main memory, a word size of 1 byte, a block size of 128 words and a cache size of 8 KB.

47 While accessing the memory location 0C795H by the CPU, the contents of the TAG field of the corresponding cache line is

memory-hierarchy

48 Consider a 4-way set associative cache (initially empty) with total 16 cache blocks. The main memory consists of 256 blocks and the request for memory blocks is in the following order:
0, 255, 1, 4, 3, 8, 133, 159, 216, 129, 63, 8, 48, 32, 73, 92, 155
Which of the following memory block will NOT be in the cache if LRU replacement policy is used?

memory-hierarchy

49 Consider a machine with a byte addressable main memory of 220 bytes, block size of 16 bytes and a direct mapped cache having 212 cache lines. Let the addresses of two consecutive bytes in main memory be (E201F)₁₆ and (E2020)₁₆. What are the tag and cache line address (in hex) for main memory address (E201f)₁₆?

memory-hierarchy

50 The size of the physical address space of a processor is 2^P bytes. The word length is 2^W bytes. The capacity of cache memory is 2^N bytes, the size of each cache block is 2^M words. For a K-way set- associative cache memory, the length (in number of bits) of the tag field is

memory-hierarchy

Your Progress

0%

Start Practising!

You've answered 0 of 87 questions in this topic.

Practice Spotlight

Build momentum in Memory Hierarchy

Start with a short question set, review every explanation, and revisit difficult questions before moving ahead.

Day 4 / 10

Global Spotlight

Build Your First Streak

Complete one short Memory Hierarchy session today, then return tomorrow. Consistency matters more than a long first session.

Day 7 / 10

Question Spotlight

Question:

An 8KB direct-mapped write back cache is organized as multiple blocks, each of size 32 bytes. The processor generates 32 bit addresses. The cache controller maintains the tag…

A. 4864 bits
B. 6144 bits
C. 6656 bits
D. 5376 bits

Correct answer: D

Click to view the complete question details

Day 4 / 10 Open this question

Community Insight

Based on 47 saved attempts

Most Attempted TopicRegister Transfer and Micro-operations
Most Challenging TopicDigital Logic Circuits - Combinational Circuits
Average Accuracy96%

Featured Question

(Based on recent community answers)

Q. #2399250% Incorrect

The minimum time delay required between initiation of two successive memory operations is called

Try This Question →

This Week's Challenge

Complete 20 questions and set the community benchmark!

0 / 20 Start Challenge →

Why Practice with Avatto?

High Quality MCQsExam-focused questions with accurate answers

Detailed ExplanationsStep-by-step explanations to enhance learning

Latest Exam PatternBased on updated syllabus and pattern

Performance AnalyticsTrack performance and improve weak areas

100% Free PracticePractice unlimited questions for free

Forgot your password?

I agree with the Terms.