info@avatto.com
+91-9920808017
51. A processor has 40 distinct instructions and 24 general purpose registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is .............
16
17
18
19
Your email address will not be published. Required fields are marked *
Report
Name
Email
Website
Save my name, email, and website in this browser for the next time I comment.
Comment
52. Which of the most appropriate match for the items in the first column with the items in the second column
(X, III) (Y, I) (Z, II)
(X, II), (Y, III) (Z, I)
(X, III), (Y, II) (Z, I)
(X, I), (Y, III) (Z, II)
53. The absolute addressing mode
the operand is inside the instruction
the address of the operand is inside the instruction
the register containing the address of the operand is specified inside the instruction
the location of the operand is implicit
54. Which of the following is/are true of the auto increment addressing mode ? 1. It is useful in creating self relocating code 2. If it is included in an Instruction Set Architecture, then an additional ALU is required for effective address calculation 3. The amount of increment depends on the size of the data item accessed.
1 only
2 only
3 only
2 and 3 only
Login with Facebook
Login with Google
Forgot your password?
Lost your password? Please enter your email address. You will receive mail with link to set new password.
Back to login