Computer System Architecture - Digital Logic Circuits - Sequential Circuit

Avatto > > UGC NET COMPUTER SCIENCE > > PRACTICE QUESTIONS > > Computer System Architecture > > Digital Logic Circuits - Sequential Circuit

46. If the input J is connected through K input of J-K, then flip-flop will behave as a

Answer
Comment
Array

Option : B
Explanation :

You must be logged in to post a comment.

You must be logged in to post a comment.

47. If a clock with time period 'T' is used with n stage shift register, then output of final stage will be delayed by

Answer
Comment
Array

Option : B
Explanation :

You must be logged in to post a comment.

You must be logged in to post a comment.

48. Register is a

Answer
Comment
Array

Option : C
Explanation :

You must be logged in to post a comment.

You must be logged in to post a comment.

49. The number of flip-flops required in a decade counter is

Answer
Comment
Array

Option : B
Explanation :

You must be logged in to post a comment.

You must be logged in to post a comment.

50. The correct state sequence of the circuit with initial state Q₀=1, Q₁Q₂= 0. The state of the circuit is given by the value 4Q₂+ 2 Q₁+Q₀.

Answer
Comment
Array

Option : D
Explanation :

You must be logged in to post a comment.

You must be logged in to post a comment.

Related Quiz.
Digital Logic Circuits - Sequential Circuit

Forgot your password?

I agree with the Terms.