info@avatto.com
+91-9920808017
0. If a clock with time period 'T' is used with n stage shift register, then output of final stage will be delayed by
nT sec
(n-1)T sec
n/T sec
(2n+1)T sec
You must be logged in to post a comment.
Login with Facebook
Login with Google
Forgot your password?
Lost your password? Please enter your email address. You will receive mail with link to set new password.
Back to login
You must be logged in to post a comment.