Computer System Architecture - Digital Logic Circuits - Combinational Circuits

Avatto > > UGC NET COMPUTER SCIENCE > > PRACTICE QUESTIONS > > Computer System Architecture > > Digital Logic Circuits - Combinational Circuits

21. A demultiplexer is used to

  • Option : C
  • Explanation : In demultiplexer, inputs is inserted serially and then it gives multiple outputs which are in parallel form.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


22. An OR gate can be imagined as

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


23. Which combination of gates does not allow the implementation of an arbitrary boolean function?

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


24. How many full adders are required to construct an m-bit parallel adder ?

  • Option : B
  • Explanation : We need an adder for every bit. So we should need m full adders. A full adder adds a carry bit to two inputs and produces an output and a carry. But the most significant bits can use a half adder, which differs from the full adder as in that it has no carry input, so we need m-1 full adders in m bit parallel adder.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


25. Parallel adders are

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *