Computer System Architecture - Digital Logic Circuits - Combinational Circuits

Avatto > > UGC NET COMPUTER SCIENCE > > PRACTICE QUESTIONS > > Computer System Architecture > > Digital Logic Circuits - Combinational Circuits

16. A one-to-four line demultiplexer is to be implemented using a memory. How many bits must each word have ?

  • Option : A
  • Explanation : 2 select line A and B will work as address lines, so we have 4 addresses (or words) Each word will have 4 bits so memory required is 4 x 4 = 16 bits
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


17. What logic function is produced by adding an inverter to the output of an AND gate ?

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


18. Which of the following gates is known as coincidence detector ?

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


19. Which table shows the logical state of a digital circuit output for every possible combination of logical states in the inputs ?

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


20. A positive AND gate is also a negative

  • Option : D
  • Explanation : Truth Table For AND 0 0 => 0 0 1 => 0 1 0 => 0 1 1 => 1 Now invert all values (as if you place inverters on the two inputs and the one output): 1 1 => 1 1 0 => 1 0 1 => 1 0 0 => 0
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *