Digital Logic

1:

 In the circuit shown below  the input data is fixed at a LOW level and the output values are as shown in the figure. The number of lock pulses required to give an output of Φ Φ Φ Φ is
shift register

A.

2

B.

3

C.

4

D.

5

 

Answer : A

Explanation :

Write your comments here:


Report Error
 

Option: A

Explanation : Explanation will come here. Explanation will come here. Explanation will come here. Explanation will come here. Explanation will come here.