info@avatto.com
+91-9920808017
0. A pulse train can be delayed by a finite number of clock periods using
A serial-in serial-out shift register
A serial-in parallel-out shift register
Both (a) and (b)
A parallel-in parallel-out shift register
You must be logged in to post a comment.
Login with Facebook
Login with Google
Forgot your password?
Lost your password? Please enter your email address. You will receive mail with link to set new password.
Back to login
You must be logged in to post a comment.