Digital Logic - Combinational Circuits

6. Odd parity of word can be conveniently tested by

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


7. Identify the logic function performed by the circuit shown in the given figure Identify the logic function performed by the circuit shown in the given figure

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


8. Which one of the following will give the sum of full adders as output ?

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


9. The number of full and half-adders required to add 16-bit numbers is

  • Option : B
  • Explanation : The one half-adder can add the least significant bit of the two numbers. Full adders are required to add the remaining 15 bits as they all involve adding carries.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


10. The time required for a pulse to decrease from 90 to 10 per cent of its maximum value is called

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *