info@avatto.com
+91-9920808017
0. If a clock with time period 'T' is used with n stage shift register, then output of final stage will be delayed by
nT sec
(n-1)T sec
n/T sec
(2n+1)T sec
Your email address will not be published. Required fields are marked *
Report
Name
Email
Website
Save my name, email, and website in this browser for the next time I comment.
Comment
Login with Facebook
Login with Google
Forgot your password?
Lost your password? Please enter your email address. You will receive mail with link to set new password.
Back to login
