Computer System Architecture - Microprogrammed Control

11. Which of the following instructions can be used for storing the contents of processor register R1 to memory location LOCA in a typical RISC architecture? The first operand is destination and second operand is source.

  • Option : B
  • Explanation : In typical RISC architecture, the STORE instruction is used to move the contents of a register to a memory location.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


12. Which of the following set of control signals can be used to transfer data from register R4 to register R5?

  • Option : A
  • Explanation : For the data transfer to take place, the data output of register R4 should
    be enabled (R4out) and the data load control of R5 should be activated
    (R5in).
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


13. Which of the following statements are true when the control signals PCout, MARin, and READ are activated simultaneously?

  • Option : A
  • Explanation : Option A, C and D are correct.
    When the control signals PCout and MARin are activated, the contents of PC will get transferred via the internal processor bus to the MAR register. And since READ is also active, the address in MAR will be used to initiate a read operation to memory to fetch the next instruction.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


14. The minimum number of time steps needed to execute the instruction “ADD R1, R2” (Meaning: R1 → R1 + R2) in a single bus architecture will be .......................... Consider the single bus architecture provided in the slides for the calculation.

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


15. The minimum number of time steps needed to execute the instruction “ADD R1,LOCA” (Meaning: R1 → R1 + Mem[LOCA]) in a single bus architecture will be .......................... Consider the single bus architecture provided in the slides for the calculation.

Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *