info@avatto.com
+91-9920808017
0. Consider a multi-core processor using 3-state MSI protocol. Assume that a cache block is shared across all cores. After some time, one of the cores changes the state of the cache block from ‘S’ to ‘M’, what will be the state(s) of the cache block in other cores?
Modified state.
Shared state.
Invalid state.
Any state.
Your email address will not be published. Required fields are marked *
Report
Name
Email
Website
Save my name, email, and website in this browser for the next time I comment.
Comment
Login with Facebook
Login with Google
Forgot your password?
Lost your password? Please enter your email address. You will receive mail with link to set new password.
Back to login
