Memory Hierarchy Q.75
A computer has a 256 Kbytes, 4-way set associative, write back data cache with block size of 32 Bytes. The processor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit.
0. The size of the cache tag directory is
- Option : A
- Explanation : Tag is 16 bit, 2 bit valid, 1 modified, 1 replace
Total bits for tag entry = 16 + 2 + 1 + 1 = 20
Size of tag array = 20 * no. of blocks
= 160 K bits.
