Explanation : If memory is word addressable then 1st instruction
require two words space (1000 – 1001) 2nd
instruction requires only 1 word space ( 1002) and
instruction 3rd requires only 1 word space (1003)
hence 3rd is add instruction and interrupt occurs
during that so after executing that instruction CPU
handles the interrupt so return address is 1004