Pipeline and Vector Processing Q.8

  • Option : A
  • Explanation : In pipelined processor bypassing can handle all RAW hazards and register remaining can eliminate all register carried WAR hazard.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *