Digital Logic

Combinational Circuits Logic functions & Minimization Number representation and computer arithmetic Sequential Circuits

C Programming MCQ Compiler Design Computer Graphics Computer Networks Computer Organization Architecture Data Mining Data Structures Data Warehousing MCQ Database MCQ Mathematical Logic Object Oriented Programming Operating System Soft Computing Software Engineering MCQ Theory Of Computation MCQ Unix Web Technology Windows Programming MCQ

Digital Logic - Combinational Circuits

16:

A one-to-four line demultiplexer is to be implemented using a memory. How many bits must each word have ?

A.	1 bit
B.	2 bits
C.	4 bits
D.	8 bits
	Answer Report Discuss
	Option: A Explanation : 2 select line A and B will work as address lines, so we have 4 addresses (or words) Each word will have 4 bits so memory required is 4 x 4 = 16 bits Click on Discuss to view users comments. alina said: (10:57pm on Saturday 27th May 2017) t o represent four lines we have to use two bits. Write your comments here: Updating your Comments.. Updating your Comments..

17: What logic function is produced by adding an inverter to the output of an AND gate ?

A.	NAND
B.	NOR
C.	XOR
D.	OR
	Answer Report Discuss
	Option: A Explanation : Click on Discuss to view users comments. Write your comments here: Updating your Comments.. Updating your Comments..

18: Which of the following gates is known as coincidence detector ?

A.	AND gate
B.	OR gate
C.	NOT gate
D.	NAND gate
	Answer Report Discuss
	Option: A Explanation : Click on Discuss to view users comments. Write your comments here: Updating your Comments.. Updating your Comments..

19: Which table shows the logical state of a digital circuit output for every possible combination of logical states in the inputs ?

A.	Function table
B.	Truth table
C.	Routing table
D.	ASCII table
	Answer Report Discuss
	Option: B Explanation : Click on Discuss to view users comments. Write your comments here: Updating your Comments.. Updating your Comments..

20:

A positive AND gate is also a negative

A.	NAND gate
B.	NOR gate
C.	AND gate
D.	OR gate
	Answer Report Discuss
	Option: D Explanation : Truth Table For AND 0 0 => 0 0 1 => 0 1 0 => 0 1 1 => 1 Now invert all values (as if you place inverters on the two inputs and the one output): 1 1 => 1 1 0 => 1 0 1 => 1 0 0 => 0 Click on Discuss to view users comments. Write your comments here: Updating your Comments.. Updating your Comments..

UGC NET Paper 1 UGC NET Computer Science UGC NET Exam GATE Exam Aptitude Viva Questions General Knowledge Computer Questions Online Test

Suggest an improvement