Click to Get updated NTA UGC NET CS Test Series           Study Material for UGC NET Computer Science- 2019

Digital Logic - Sequential Circuits

51:  

The correct state sequence of the circuit  with initial state Q0=1, Q1Q= 0. The state of the circuit is given by the value 4Q2+ 2 Q1+Q0.
xor flip flop

 

A.

1, 3, 4, 6, 7, 5, 2

B.

1, 2, 5, 3, 7, 6, 4

C.

1, 2, 7, 3, 5, 6, 4

D.

1, 6, 5, 7, 2, 3, 4

 
 

Option: D

Explanation :

Click on Discuss to view users comments.

Write your comments here:



52:  

What is the modulo (number of pressing states) of  the counter shown below
shift register

A.

3

B.

6

C.

8

D.

Modulo cannot be determined from the circuit

 
 

Option: A

Explanation :

Click on Discuss to view users comments.

Write your comments here:



53:  

 If a single clock pulse is applied, and following  inputs are given to the J-K flip flop,   then device will
JK flip flop

 

A.

toggle

B.

set

C.

reset

D.

not change states

 
 

Option: D

Explanation :

Click on Discuss to view users comments.

Write your comments here:



54:  

 The logic circuit shown below  operates as a : 
flip flop

 

A.

4-bit asynchronous counter

B.

4-bit synchronous counter

C.

BCD counter

D.

Serial-In Serial-Out shift register

 
 

Option: B

Explanation :

Click on Discuss to view users comments.

Shefali said: (9:26pm on Tuesday 13th March 2018)
It should be synchronus counter because same clock pulse is to all filp flops

Write your comments here:



55:  

If in a shift resistor Q0 is fed back to input  the resulting counter is

A.

Twisted ring with N : 1 scale

B.

Ring counter with N : 1 scale

C.

Twisted ring with 2N : 1 scale

D.

Ring counter with 2 N : 1 scale

 
 

Option: C

Explanation :

Click on Discuss to view users comments.

Write your comments here:






X