Computer Organization Architecture - Cache and main memory

6:  

The minimum time delay required between initiation of two successive memory operations is caLled

A.

Memory cycle time

B.

Memory access time

C.

Transmission time

D.

Fetch Time

 
 

Option: A

Explanation :

Click on Discuss to view users comments.

Write your comments here:



7:  

For a memory system, the cycle time is

A.

Same as the access time

B.

Longer than the access time

C.

Shorter than the access time

D.

multiple of the access time

 
 

Option: B

Explanation :

For  Memory Access
Cycle time=Latency time+Transfer Time
Latency time is overhead of finding the right memory location and preparing to access it 
Transfer Time = Time required to transfer the data.

Hence cycle time is longer than access time .

Click on Discuss to view users comments.

Write your comments here:



8:  

Generally , the refreshing rate of dynamic RAMs is approximately once in

A.

Two micro seconds

B.

Two milli seconds

C.

Sixty four milli seconds

D.

Two micro seconds

 
 

Option: B

Explanation :

Click on Discuss to view users comments.

Write your comments here:



9:  

In comparison with static RAM memory, the dynamic RAM memory has

A.

Lower bit density and higher power consumption

B.

Higher bit density and low power consumption

C.

Lower bit density and lower power consumption

D.

None of these

 
 

Option: B

Explanation :

Dynamic memory uses capacitor for storing information, so it doesnt need constant power but it has higher bit density due to its configuration .

 

Click on Discuss to view users comments.

Write your comments here:



10:   Disadvantage of dynamic RAM over static RAM is
A. Higher power consumption
B. Variable speed
C. Need to refresh the capacitor charge every once in two milliseconds
D. Lower Packing density
 
 

Option: C

Explanation :

Click on Discuss to view users comments.

Write your comments here:




Syllabus included in this section is-

  • Machine instructions and addressing modes
  • ALU and data-path
  • CPU control design
  • Memory interface
  • I/O interface (Interrupt and DMA mode)
  • Instruction pipelining
  • Cache and main memory
  • Secondary storage
  • Hardwired and Microprogrammed processor design
  • Instruction formats 
  • Addressing modes
  •  Memory types and organisation
  • Interfacing peripheral devices
  • Interrupts
  • Microprocessor architecture
  • Instruction set and Programming (8085, P-III/P-IV)
  • Microprocessor applications.

Various Search Terms used for this section are

  • Computer Organisation quiz questions with answers

  • Computer Organisation exam questions answers

  • Computer Organisation MCQ questions Answers

  • Computer Organisation MCQ

  • Computer Architecture quiz questions with answers

  • Computer Architecture exam questions answers

  • Computer Architecture MCQ questions Answers

  • Computer Architecture MCQ

This Section covers Multiple Choice Questions Answers in Computer Organisation and Architecture .Who can benefit - 

  • These Computer Organinsation MCQs can also be used by the students who are pursuing Bsc Computer Science.
  • Computer Architecture Questions Answers can also be used by BCA students for the preparation of their exams.
  • Any student who is pursuing Bsc in Information Technology can also use this Computer Organisation & Architecture mcq  section.
  •  MCA students can also prepare for their exams in Computer organisation and architecture .
  • Any undergraduate or postgraduate student who is seeking computer organisation objective type questions answers can use this section .
  • You can also get Computer organisation mcq pdf  from site.
  • You can also access Computer Organisation and Architectures Questions Answers EBook .