Digital Logic

1: It is difficult to design asynhronous sequential circuit because
A. External clock is to be provided
B. It is more complex
C. Both (a) and (b)
D. Generally they involve stability problem
 

Answer : D

Explanation :

Write your comments here:


Report Error
 

Option: A

Explanation : Explanation will come here. Explanation will come here. Explanation will come here. Explanation will come here. Explanation will come here.