Digital Logic

1: A pulse train can be delayed by a finite number of clock periods using
A. A serial-in serial-out shift register
B. A serial-in parallel-out shift register
C. Both (a) and (b)
D. A parallel-in parallel-out shift register
 

Answer : D

Explanation :

Write your comments here:


Report Error
 

Option: A

Explanation : Explanation will come here. Explanation will come here. Explanation will come here. Explanation will come here. Explanation will come here.