Computer Organization Architecture

1: The ability to temporarily halt the CPU and use this time to send information on buses is called

A.	Direct memory access
B.	Vectoring the interrupt
C.	System Interrupt
D.	Cycle stealing
	Answer : D Explanation : Write your comments here: Updating your Comments.. Updating your Comments.. Report Error
	Option: A Explanation : Explanation will come here. Explanation will come here. Explanation will come here. Explanation will come here. Explanation will come here.

UGC NET Paper 1 UGC NET Computer Science UGC NET Exam GATE Exam Aptitude Viva Questions General Knowledge Computer Questions Online Test

Suggest an improvement